In Place of FORM PTO-1449 (Modified)

Serial No.:

Applicants: David W. Boerstler et al.

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANTS' INFORMATION DISCLOSURE

Filing Date: (herewith)

Group:
Atty. Docket No.: AUS920010302US1

**STATEMENT** 

1097:7047-P434US

Reference Designation

## **U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate	
		<u> </u>					
ABA							
ACA							
ADA							
AEA							
AFA							
AGA							
AHA							

## **FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes No	
AIA							
AJA							
AKA							
ALA							

## OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

Examiner Initial						
WAMA	Journal of Solid-State Circuits, Vol. 35, No. 8, August 2000, pp. 1137-1145.					
LIV ANA	Gyoung-Tae Roh et al., "Optimum Phase-Acquistion Technique for Charge-Pump PLL," <i>IEEE Transactions</i> (on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 44, No. 9, September 1997, pp. 729-740.					
AOA	Masayuki Mizuno et al., "CMOS Hot-Standby Phase-Locked Loop Using a Noise-Immune Adaptive-Gain Voltage-Controlled Oscillator," 1995 IEEE International Solid-State Circuits Conference, pp. 268-270.					
AN_APA	Rafael Fried et al., "Low-Power Digital PLL with One Cycle Frequency Lock-In Time and Large Frequency-Multiplication Factor for Advanced Pwer Management," ICECS '96, pp. 1166-1169.					
W/AQA	Helmuth Brugel et al., "Variable Bandwidth DPLL Bit Synchronizer with Rapid Acquistion Implemented as a Finite State Machine," <i>IEEE Transactions on Communications</i> , Vol. 42, No. 9, September 1994, pp. 2751-2759.					
ARA						
Examiner:	Me1 Date Considered: 10/18/04					
	ial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation not and not considered. Include copy of this form with next communication to applicant.					
::ODMA\PCDOCS\	AUSTIN_1\169843\1					